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Linearization of Dual-Input Doherty Power Ampliﬁers
Jessica Chani Cahuana, Per Landin, David Gustafsson, Christian Fager, and Thomas Eriksson
GigaHertz Centre, Chalmers University of Technology, 412 96 Gothenburg, Sweden
Abstract—This paper studies the linearity of dual-input Do-
herty power ampliﬁers. We propose a linearization scheme that
uses a combination of an efﬁciency-optimized static splitter
and a vector-switched digital predistorter. The performance of
the proposed linearization scheme is evaluated on a dual-input
Doherty power ampliﬁer operating at 2.0 GHz with 42 dBm
peak output power. Experimental results show that the proposed
linearization scheme achieves a normalized mean square error
of -43.7 dB and an adjacent channel power ratio of -55.8 dBc
with a power added efﬁciency of 42.4%.
Index Terms—digital Doherty, digital predistortion, dual-input
Doherty, linearization, power ampliﬁers.
I. INTRODUCTION
The dual-input Doherty power ampliﬁer (DPA), also re-
ferred to as digital Doherty ampliﬁer, is an attractive trans-
mitter architecture for current and future wideband communi-
cations systems [1]. A block diagram of a dual-input DPA is
shown in Fig. 1. It consists of two parallel ampliﬁers, a main
ampliﬁer and a peaking ampliﬁer, and an impedance inverter
network. Unlike single-input DPAs, dual-input DPAs eliminate
the analog input splitter, allowing independent control of the
input signals to the main and peaking PA. In this way, the input
power to both ampliﬁers can be efﬁciently distributed so that
the power wasted in the peaking branch is minimized when
the peaking PA is turned off [1]. In addition to that, the phase
relation between branches can be independently controlled at
different frequencies thus enabling frequency re-conﬁguration
and wider bandwidth implementations [2].
Although improvements in efﬁciency and bandwidth have
been achieved [1], [3], the linearization of dual-input DPAs has
not been studied extensively in the literature. In this paper, two
aspects of dual-input DPA linearization are studied: power ef-
ﬁciency and bandwidth of the input signals. It is shown that by
using a combination of an efﬁciency-optimized static splitter
and a vector-switched digital predistorter, the linearity of dual-
input DPAs can be improved while maintaining high efﬁciency.
It is also shown that due to the wide bandwidth of the signals
after the static splitter, residual spectral regrowth is found
at the output of the ampliﬁer. To circumvent this problem,
an improved linearization scheme is proposed. Experimental
results show that the proposed scheme can considerably reduce
the residual spectral regrowth providing an alternative for the
linearization of dual-input DPAs.
This paper is organized as follows. Section II describes
the linearization procedure for dual-input DPAs from the
derivation of the efﬁciency-optimized static splitter to the
digital predistortion (DPD). Section III presents the measure-
ment setup. Experimental results and discussions are given in
Section IV. Finally, the conclusions are provided in Section V.
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Fig. 1. Block diagram of a dual-input Doherty power ampliﬁer.
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Fig. 2. Linearization scheme for dual-input Doherty power ampliﬁers.
II. LINEARIZATION TECHNIQUE
As Fig. 1 illustrates, for the operation of dual-input DPAs,
two RF input signals have to be designed in the digital domain.
The signal design should be made to fulﬁll two requirements:
to provide an output signal that complies with the linearity
requirements and that provide high power efﬁciency. Due to
the complexity of fulﬁlling both requirements simultaneously,
the signal design is done in two steps. First, a static splitter is
derived to provide input signals that drive the PA in a power
efﬁcient way and to compensate the ampliﬁer static nonlin-
earities. Then, the linearity is further enhanced by adding a
digital predistorter before the static splitter, as illustrated in
Fig. 2. First the derivation of the static splitter is treated.
A. Static Splitter
In order to ensure high efﬁciency operation, the optimal
combination of input signals xm and xp, as depicted in
Fig. 1, has to be identiﬁed. This is performed by driving
both ampliﬁers with static continuous wave signals having
different combinations of input amplitudes |xm| and |xp| and
phase differences Δφ between xm and xp and recording the
corresponding output signal y and power added efﬁciency
(PAE).
The recorded PAE vs output power is shown in Fig. 3(a),
where each blue dot corresponds to a combination of |xm|,
|xp| and Δφ. Different combinations of |xm|, |xp| and Δφ
may provide the same output power but with different PAE.
Therefore, a search is performed to identify the input signals
|xm|, |xp| and Δφ that maximize the PAE at each output power
level, see Fig. 3(a).
In this work, ADS harmonic balance simulations were
performed to test several combinations of |xm|, |xp|, and Δφ
to obtain initial guesses for the input signals. This reduces
measurement time and the risk to destroy the PA due to high
input drive levels.
The resulting efﬁciency-optimized signals |xmopt |, |xpopt |,
and Δφopt and output phases ∠y versus output amplitude |y|
are shown in Fig. 3(b). Note that, as small phase deviations did
not inﬂuence the ﬁnal efﬁciency, the optimal phase difference
was kept constant at 92 degrees.
The relation between |y| and the efﬁciency-optimized sig-
nals, |xmopt |, |xpopt |, Δφopt and output phase ∠y, are used
to deﬁne AM/AM and AM/PM corrections for the main and
peaking PAs,
Am(|y|) = |xmopt | Ap(|y|) = |xpopt | (1)
φm(|y|) = −∠y φp(|y|) = −Δφopt − ∠y (2)
where Am and φm are the AM/AM and AM/PM corrections
for the main PA; and Ap and φp are the AM/AM and AM/PM
corrections for the peaking PA.
The corrections in (1) and (2) are approximated using
piecewise polynomials. The approximated corrections ̂Am, ̂Ap,
̂φm, and ̂φp are used to deﬁne the static splitter functions fm
and fp, in Fig. 2, that map any input signal y˜ to the control
signals to main and peaking PAs xm and xp. The static splitter
functions are deﬁned by
xm = fm(y˜) = ̂Am(|y˜|)ej(∠y˜+̂φm(|y˜|)) (3)
xp = fp(y˜) = ̂Ap(|y˜|)ej(∠y˜+̂φp(|y˜|)) (4)
where |y˜| and ∠y˜ represent the amplitude and phase of the
input signal to the static splitter y˜. Note that, the static
splitter functions fm and fp invert the static PA nonlinearity
by providing input signals xm and xp to achieve a desired
output signal. Therefore, these functions act like an efﬁciency-
optimized quasi-static pre-distorter for the dual-input DPA.
B. Digital Predistortion
The static splitter cannot compensate dynamic distortions.
Therefore, the linearity is enhanced using a digital predistorter,
as shown in Fig. 2. Note that the combination of the static
splitter and the PA may be considered as single-input-single-
output system.
A vector-switched generalized memory polynomial (VS-
GMP) is used as model for the DPD [4]. The VS-GMP
classiﬁes the input signal into a number of regions based on
their amplitudes, and models each region separately. The VS-
GMP model is therefore suitable to linearize ampliﬁers with
difﬁcult nonlinearities as is the case for dual-input DPAs [5].
III. MEASUREMENT SETUP
The measurement setup is illustrated in Fig. 4. A
dual-channel arbitrary waveform generator (AWG Agilent
M8190A) was used to generate the two RF input signals. The
PA output signal was captured using a vector signal analyzer
(Agilent N9030A).
The delay mismatch between RF branches at the reference
plane A, Fig. 4, was determined before the static characteriza-
tion using an oscilloscope (R&S RTO1044). The delay was
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Fig. 3. Static measurements results (a) PAE vs output power (b) Efﬁciency-
optimized input signals derived from static measurements.
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Fig. 4. Block diagram of the measurement setup.
calculated using time-domain cross-correlation followed by
frequency-domain phase shift [6]. The delay was compensated
before the control signals were uploaded to the AWG.
The ampliﬁer used was the dual-input DPA presented in [3].
The ampliﬁer was operated at 2.0 GHz at a peak output power
of 42 dBm. A 5 MHz LTE signal with 8.5 dB peak-to-average
power ratio was used in the experiments.
IV. EXPERIMENTAL RESULTS AND DISCUSSIONS
The input signals to the PA were calculated using the static
splitter derived in (3) and (4). The model used for the DPD
was a VS-GMP with 16 regions, nonlinear order 5, memory
depth 3 and cross-term length 1.
Fig. 5(a) shows the spectrum of the output of the ampliﬁer,
before and after applying DPD using a sampling rate of 25
MHz. After DPD, the adjacent channel power ratio (ACPR)
was reduced from -30.7 dBc to -53.2 dBc with a PAE of 43%.
The linearization results are summarized in Table I.
As seen from Fig. 5(a), the output signal spectrum contains
residual spectral regrowth towards the edges of the spectrum.
This indicates the presence of aliasing distortion in the control
signals to the PA. This aliasing distortion is introduced because
the sampling rate used in their generation is much smaller than
their bandwidth, as shown in Fig. 6 for the control signal xm.
In order to reduce the effects of aliasing distortion, the
scheme in Fig. 7 is proposed. The pre-distorted signal y˜,
initially upsampled 5 times (5 MHz bandwidth with 25 MHz
sampling rate), is upsampled L times before the static splitter.
The high sampling rate input signals xm and xp are then
lowpass ﬁltered to eliminate any frequency components out-
side the available bandwidth. After that, the input signals are
downsampled to the original sampling rate, to drive the dual-
input DPA.
The results obtained using this approach are shown in
Fig. 5(b) and in Table I. Compared with the results in Fig. 5(a),
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Fig. 5. Linearization results (a)using the linearization scheme in Fig. 2 and 25 MHz sampling rate, (b) using the linearization scheme in Fig. 7 and 25 MHz
sampling rate, (c) using the linearization scheme in Fig. 2 and different sampling rates.
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Fig. 6. Spectrum of the input signal to the main power ampliﬁer.
the spectral regrowth at 12.5 MHz offset was reduced by more
than 9 dB even before applying DPD. The NMSE and ACPR
after DPD were further reduced to -43.7 dB and -55.8 dB,
respectively. Nevertheless, spectral regrowth is still present at
the output signal spectrum.
The remaining spectral regrowth can be either caused by
limited linearization capabilities of the model, or bandwidth
limitations. In order to test this, measurements using higher
sampling rates were used. The results after DPD are shown in
Fig. 5(c) and in Table I. Note that the ACPR was reduced by 10
and 11 dB when the sampling rates were increased to 50MHz
and 100 MHz, respectively. Moreover, the residual spectral
regrowth at the edges of the spectrum was considerably
reduced as the sampling rate was increased, reaching the
noise ﬂoor when 100 MHz was used. Thus, the model has
sufﬁcient linearization capabilities, but the limited bandwidth
of the signal is causing the residual spectral regrowth. This is
a signiﬁcant ﬁnding that requires further investigation.
These results demonstrate that the linearity of dual-input
DPAs can be improved using the linearization scheme de-
scribed in Section II. In order to completely eliminate the
spectral regrowth, the linearization requires higher sampling
rates. However, high sampling rates are not desired in real
applications. This is because they require fast and power hun-
gry digital-to-analog converters (DAC) and analog-to-digital
converters (ADC). Consequently, the linearization scheme
proposed in Fig. 5(b) may provide an alternative to improve
the linearity of dual-input DPAs without increasing the DAC
and ADC requirements.
V. CONCLUSIONS
The linearity of dual-input DPAs has been studied. It is
shown that by using a combination of an efﬁciency-optimized
static splitter and a vector-switched digital predistorter the
linearity of the ampliﬁer can be improved by almost 20 dB
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Fig. 7. Linearization scheme proposed to eliminate aliasing distortion caused
by the large bandwidth of the control signals xm and xp. fs represents the
initial sampling rate, L is the upsampling factor, and BW is the available
bandwidth.
TABLE I
SUMMARY OF THE LINEARIZATION RESULTS
DPD fs NMSE ACPR Pout PAE
type (MHz) (dB) (dBc) (dBm) (%)
Splitter 1 25 -23.5 -30.7 33.3 43.8
VS-GMP 1 25 -43.1 -53.7 33.4 43.7
Splitter 2 25 -23.6 -31.0 33.3 42.4
VS-GMP 2 25 -43.7 -55.8 33.3 42.4
VS-GMP1 50 -46.6 -63.6 33.3 43.9
VS-GMP1 100 -48.9 -64.7 33.3 43.9
1calculated using linearization scheme in Fig. 2.
2calculated using linearization scheme in Fig. 7.
while maintaining high efﬁciency. Due to the wide bandwidth
of the signals after the static splitter, residual spectral regrowth
is still found at the edges of the output signal spectrum.
To address this issue, a linearization scheme is proposed to
reduce the residual spectral regrowth. The results show that the
proposed approach can reduce the residual spectral regrowth
by more than 9 dB without increasing DAC or ADC demands.
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